


An Introduction to VLSI (Very Large Scale Integrated) Circuit Design


***Presented at EE1001
Oct. 16th, 2018***

By Hua Tang

The first electronic computer (1946)




First Transistor (Bipolar)



First transistor
Bell Labs, 1948

The First Integrated Circuits




Bipolar logic
1960's


ECL 3-input Gate
Motorola 1966

Basic IC circuit component: MOS transistor

MOS: Metal Oxide Semiconductor



Intel 4004 Micro-Processor




1971

1000 transistors


< 1MHz operation

10 μ m technology


Transition to Automation and Regular Structures




Intel 4004 ('71)




Intel 8080



Intel 8085




Intel 8286



Intel 8486

Intel Pentium (IV) microprocessor



2001

42 Million transistors

1.5 GHz operation

0.18 μ m technology


Intel Core™ 2 Duo Processor

2006

291 Million transistors

3 GHz operation

65nm technology



More recent Processors

➤ 2007

- 800 Million transistors
- 2 GHz operation
- 45nm technology

➤ 2010 Core i7

- 1.2 Billion transistors
- 3.3 GHz operation
- 32nm technology

➤ 2012 Core i7 (newer generations)

- 1.7 Billion transistors
- 4.0 GHz operation
- 22nm technology


➤ 2015 14nm, 2017 10nm, and 2018 7nm, 2019 5nm?

More recent Processors

Apple A11 Bionic (hexa-core ARM64 "mobile SoC")	4,300,000,000	2017	Apple	10 nm	89 mm ²
15-core Xeon Ivy Bridge-EX	4,310,000,000 ^[36]	2014	Intel	22 nm	541 mm ²
8-core Ryzen	4,800,000,000 ^[37]	2017	AMD	14 nm	192 mm ²
61-core Xeon Phi	5,000,000,000 ^[38]	2012	Intel	22 nm	720 mm ²
Xbox One main SoC	5,000,000,000	2013	Microsoft/AMD	28 nm	363 mm ²
18-core Xeon Haswell-E5	5,560,000,000 ^[39]	2014	Intel	22 nm	661 mm ²
IBM z14	6,100,000,000	2017	IBM	14 nm	696 mm ²
Xbox One X (Project Scorpio) main SoC	7,000,000,000 ^[40]	2017	Microsoft/AMD	16 nm	360 mm ² ^[40]
IBM z13 Storage Controller	7,100,000,000	2015	IBM	22 nm	678 mm ²
22-core Xeon Broadwell-E5	7,200,000,000 ^[41]	2016	Intel	14 nm	456 mm ²
POWER9	8,000,000,000	2017	IBM	14 nm	695 mm ²
72-core Xeon Phi	8,000,000,000	2016	Intel	14 nm	683 mm ²
IBM z14 Storage Controller	9,700,000,000	2017	IBM	14 nm	696 mm ²
32-core SPARC M7	10,000,000,000 ^[42]	2015	Oracle	20 nm	
Centriq 2400	18,000,000,000 ^[43]	2017	Qualcomm	10 nm	398 mm ²
32-core AMD Epyc	19,200,000,000	2017	AMD	14 nm	768 mm ² (4 x 192 mm ²)


Source: https://en.wikipedia.org/wiki/Transistor_count

Power Consumption



Power density

Thermal hot spots



1. Hot spots are smaller in relation to the total die size
2. Scaling typically do NOT reduce power more than they reduce size (say from 90 nm -> 14 nm)
3. multi-core? Lowpower technologies?

Source: <https://forums.anandtech.com/threads/cpu-power-density-trend.2416388/>


Not Only Microprocessors

Cell Phone


HDTV

PDA

....



Booming Mobile and IoT Applications





Source: An Chen, ConFab 2015

What is a MOS Transistor?


A Switch!



An MOS Transistor




MOS Transistors - Types and Symbols



if $G = "1"$ or V_{dd}
switch on


NMOS



if $G = "0"$ or G_{nd}
switch on



PMOS

The CMOS Inverter: A First Glance



CMOS Inverter


First-Order DC Analysis



NMOS Transistors in Series/Parallel Connection

Transistors can be thought as a switch controlled by its gate signal



NMOS switch closes when switch control input is high



NMOS Transistors pass a “strong” 0 but a “weak” 1

PMOS Transistors in Series/Parallel Connection

PMOS switch closes when switch control input is low




PMOS Transistors pass a “strong” 1 but a “weak” 0

Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



PDN: $G = A B \Rightarrow$ Conduction to GND


PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}

$$\overline{G(In_1, In_2, In_3, \dots)} \equiv F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$$


Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate




Full-Adder



A	B	C_i	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


The Binary Adder



$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= A\bar{B}\bar{C}_i + \bar{A}B\bar{C}_i + \bar{A}\bar{B}C_i + ABC_i \end{aligned}$$


$$C_o = AB + BC_i + AC_i$$

Complimentary Static CMOS Full Adder




28 Transistors

The Ripple-Carry Adder




SRAM Memory cell




The add-up

32-bit adder:	>3,000
32-bit comparator:	>3,000
32-bit multiplier:	>50,000
1k SRAM:	6,000
...	


Example project: FFT Butterfly Unit Layout



8-bit CPU Layout



FIR Filter



Module 1 – Control Module



Module 2 – Input Module

Module 3 – Coefficients Module

Module 4 – Arithmetic Module

Module 5 – Results Storage

A Delta-Sigma A/C Converter




Career in VLSI/IC



- Intel, AMD, Texas Ins.,,...
- National Semi., Cypress Semi,....
- Apple, Qualcomm, Broadcom, Samsung,...
- Micron, Seagate, WesternDigital...
- Cadence, Synopsys, MentorGraphics...
- Xilinx, Altera,

Technology Innovations Driven by Scaling



J. Y.C. Sun, VLSI Tech., T2 (2013)

Contact Information:

Office: MWAH 276

Hour: 10-11am, MTWF

Phone: 726-7095

Email: htang@d.umn.edu

Http: www.d.umn.edu/~htang